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Abstract—In this paper, a simple control method is presented for
a single-stage single-switch isolated power-factor-correction (PFC)
regulator that can simultaneously achieve unity power factor and
fast output voltage regulation while keeping the voltage stress of
the storage capacitor low. The converter topology comprises essen-
tially a cascade combination of a discontinuous-mode boost con-
verter and a continuous-mode forward converter. The proposed
control utilizes variation of both duty cycle and frequency. The role
of varying the duty cycle is mainly to regulate the output voltage.
Changing the frequency, moreover, can achieve unity power factor
as well as low-voltage stress. Basically, the switching frequency is
controlled such that it has a time periodic component superposed
on top of a static value. While the time periodic component removes
the harmonic contents of the input current, the static value is ad-
justed according to the load condition so as to maintain a suffi-
ciently low-voltage stress across the storage capacitor. The theory
is first presented which shows the possibility of meeting all three
requirements using a combined duty cycle and frequency control.
An experimental prototype circuit is presented to verify the con-
troller’s functions.
Index Terms—Analog integrated circuits, power conversion har-
monics, switched mode power supplies.
I. INTRODUCTION
S INGLE-STAGE single-switch power-factor-correction(PFC) regulators typically take the form of a cascade
combination of a discontinuous-mode PFC converter and a
dc/dc converter, with the two converters sharing one single
switch. The PFC converter relies on the discontinuous-mode
(DCM) operation to provide high power factor, while the
dc/dc converter can operate in either mode. Operating the
dc/dc converter in DCM at constant frequency enjoys constant
voltage stress of the storage capacitor irrespective of the mag-
nitude of the output load [1], [2], but is generally less efficient
due to higher current stress on the active switch. Moreover,
harmonic distortions are still significant. On the other hand,
operating the dc/dc converter in continuous mode (CCM), at
the expense of a larger inductor, is usually more efficient at full
load where the current stress is at its maximum and allows the
use of frequency modulation to eliminate harmonic distortion
of the PFC converter because the CCM dc/dc converter is
insensitive to frequency variation [3]. However, in this case,
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the voltage stress in the storage capacitor varies with the load,
and can take a rather high value under low-load conditions.
To control the voltage stress, Jovanovic´ et al. [4] proposed a
frequency variation scheme which, however, made no attempt
to reduce harmonic distortions. In this paper, we reexamine the
single-stage single-switch isolated PFC converter, composing
of a DCM boost converter and a CCM forward converter. Our
purpose is to derive a combined duty cycle and frequency
control method that can achieve “near” harmonic-free input
current, fast transient response, as well as low-voltage stress.
II. OVERVIEW OF CIRCUIT AND OPERATION
A. Circuit Overview
The schematic diagram of a single-stage PFC regulator, con-
sisting a cascade connection of a boost converter and a forward
converter, is shown in Fig. 1. As in any PFC regulator, a storage
element is required to buffer the difference between the instan-
taneous input power and the instantaneous output power. Ca-
pacitor serves the purpose, presenting itself as the load of
the boost converter and the source of the forward converter. The
two converters share the same active switch . The additional
diode in the boost converter prevents the primary current of
transformer from circulating through diode . In this par-
ticular single-stage PFC regulator, it is assumed that the boost
converter is operating in DCM, whereas the forward converter
is operating in CCM. The charging current of capacitor
is a rectified sinusoid which causes a ripple voltage to appear
on the output voltage of the boost converter. The amplitude
of the ripple voltage would depend on the value of and the
input current of the forward converter. With a sufficiently large
, the ripple voltage can be kept to a small value compared to
the dc component of .
B. Output Voltage Regulation
In the steady state, is essentially a dc voltage, denoted by
, by virtue of being sufficiently large. The forward con-
verter is designed to operate in CCM and, hence, is insensitive
to frequency variation. The output voltage can be expressed
as
(1)
As a result, the output voltage regulation can be easily
achieved by means of voltage-mode feedback which varies
the duty cycle of switch at either constant or variable
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Fig. 1. Single-stage single-switch PFC regulator and the proposed control.
frequency. In addition, dynamics of the feedback control loop
governs the load transient performance.
C. Unity Power Factor
Within a switching cycle, the waveforms of input current of
the boost converter and charging current of are shown in
Fig. 2, where denotes the switching period, denotes
the on-time of switch and denotes the on-time of diode
. For the boost converter operating in discontinuous mode,
we have
(2)
The averaged input current of the DCM boost converter is
(3)
Note that overbar (–) denotes averaged values over one
switching cycle.
If the switching frequency is adjusted according to [3]
(4)
then the averaged input current becomes
(5)
Since the duty cycle is nearly constant within each half
cycle of the ac mains, (5) indicates that the DCM boost converter
is operating with unity power factor. In other words, provided
the duty cycle is nearly constant, harmonic-free input current
can be obtained by properly adjusting the switching frequency
periodically with respect to the input-voltage-to-storage-capac-
Fig. 2. Waveforms of i and i .
itor-voltage ratio [6]. Usually, if the input voltage is varying
at twice the mains frequency, so is the required switching fre-
quency modulation.
D. Capacitor Voltage Stress
With the output forward converter operating in continuous
mode, a complete low-frequency averaged model for the single-
stage PFC regulator can be obtained as shown in Fig. 3.
From Fig. 2, the averaged output current of the DCM boost
converter is
(6)
which is equal to the averaged charging current of capacitor .
The averaged discharging current of capacitor is equal to the
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Fig. 3. Averaged behavior model of the PFC regulator.
averaged input current of the CCM forward converter which is
in the steady state.
The voltage stress across can be derived by equating
the average values between the output current of the DCM boost
converter and the input current of the CCM forward converter
within a half cycle of the ac mains
(7)
The output current of the CCM forward converter can be re-
placed by
(8)
where denotes the effective load resistance which includes
various losses in the converters. In fact, can be estimated
as where is the efficiency of the converters with a specific
output power level feeding a load resistance of .
If is adjusted according to (4), then the steady-state equa-
tion for can be obtained as
(9)
From (9), the static voltage stress varies with the loading
condition and switching frequency. For different loading condi-
tions, the voltage stress can be maintained at a constant value by
adjusting the value of switching frequency via feedback [4].
E. Proposed Frequency Control
In order to achieve both low-voltage stress and harmonic-free
input current operation, the frequency used to drive the switch
should have a static load-dependent component which is varied
only when load changes, and also a periodic, time dependent,
component which is continuously generated to shape the input
current. In short, denoting the static and periodic components
by and , respectively, we may write
(10)
Moreover, for a DCM boost converter, it has been shown, ac-
cording to (4), that in order to yield harmonic-free input current,
the periodic component should be controlled in the following
form:
(11)
III. CONTROLLER DESIGN
Referring to Fig. 4, the controller circuit is very similar
to that of a pulsewidth modulation (PWM) controller using
voltage-mode feedback control except that the oscillation
frequency of the sawtooth oscillator is under feedback control
for maintaining a more or less constant voltage stress on capac-
itor and at the same time the oscillation frequency is also
modulated under feedforward control with the input voltage for
unity-power-factor operation. Hence, the switching frequency
control can be divided into two units—unity-power-factor con-
trol unit and voltage stress control unit. At full load, the driver
operates at the lowest switching frequency which is determined
by feeding from the voltage stress control unit. Moreover,
is modulated according to (4) by the unity-power-factor control
unit which is essentially a current-mode product–quotient
circuit based on the translinear circuit principle. At low load,
remains constant by feedback control on using the
transconductance amplifier in the voltage stress control unit.
The limit of the highest switching frequency, which occurs at
low load, is determined by .
In practical implementation, the product–quotient, the
transconductance amplifier, and the associated current mirror
circuits can be fabricated as part of a PWM controller chip,
and the required voltage rating of the controller is not affected
by high values of and since the corresponding
inputs to the controller are clamped below . Also the
accuracy of the translinear circuit depends merely on the
degree of matching between the transistors used. This matching
Authorized licensed use limited to: IEEE Xplore. Downloaded on December 17, 2008 at 22:11 from IEEE Xplore.  Restrictions apply.
CHOW et al.: SINGLE-STAGE SINGLE-SWITCH ISOLATED PFC REGULATOR 159
Fig. 4. Controller circuit for the proposed frequency control scheme.
requirement can be easily satisfied with currently available
integrated circuit techniques.
A. Output Voltage Regulation
Referring to dashed box in Fig. 4, the output voltage reg-
ulation is achieved by generating suitable PWM waveform, i.e.,
duty-cycle control, by comparing the sawtooth waveform with
the amplified feedback error voltage.
B. Sawtooth Oscillator
Referring to the dashed box marked with sawtooth osc. in
Fig. 4, the current mirror formed by and provides a
current to charge up capacitor . The value of is usually
adjusted with an external resistor by connecting the resistor be-
tween the collector of and the ground. When the capac-
itor voltage is equal to a threshold voltage, say , switch
turns on and capacitor is discharged. Immediately after the
discharge, switch turns off and capacitor is charged up by
current again. The circuit oscillates with a frequency deter-
mined by the duration of the charging interval. Specifically
(12)
Fig. 5. Larger trace: input line-voltage waveform at 50 V/div. Smaller trace:
input line-current waveform at 1 A/div with an output load of 6 A at 12 V.
If current is controlled according to
(13)
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TABLE I
SPECIFICATIONS AND COMPONENTS FOR
THE SINGLE-STAGE PFC SWITCHING REGULATOR
then the condition of (4) is satisfied with
(14)
C. Translinear Circuit
Referring to dashed block in Fig. 4, the circuit is a
translinear circuit which consists of a product–quotient circuit
and five current mirrors. All transistors used are identical
and have a high current gain such that their base currents are
negligible compared to their collector currents. Furthermore, if
two transistors have the same voltage, then their collector
currents are equal in magnitude.
Referring to Fig. 4, and are connected as a current
mirror to provide a collector current of . The value of is
controlled by the voltage stress control unit shown as dash block
marked with in Fig. 4.
In addition, and are connected as a current mirror
to provide with a collector current of . Similarly,
and , and , and, and are connected
as current mirrors to provide with a collector current of
.
The product–quotient circuit is constructed with , , ,
and in such a way that
(15)
Based on the translinear circuit principle [5]
(16)
or
(17)
Hence, putting , , and
, we have
(18)
Fig. 6. Larger trace: input line-voltage waveform at 50 V/div. Smaller trace:
input line-current waveform at 0.5 A/div with an output load of 2 A at 12 V.
Fig. 7. Measured THD of the input line current with and without unity power
factor control.
which exactly realizes (13). Finally, the required frequency con-
trol of (4) can be realized easily by mirroring to the charging
current in the sawtooth oscillator block, as shown in Fig. 4.
The maximum switching frequency occurs when has
its maximum value which can be easily set by resistor .
D. Transconductance Amplifier
Referring to dashed block in Fig. 4, the circuit is a
transconductance amplifier which consists of a differential
pair and a constant current source for biasing. and
are connected as the differential pair and and are
connected in a current mirror to act as the constant current
source. The bias current for the differential pair is controlled
by collector current which is given by
(19)
The transconductance amplifier produces an output current
feeding the unity-power-factor control unit. The magnitude of
depends on the difference between the base voltages of the
differential pair, the bias current is steered between the emitters
of and . The value of capacitor voltage is sampled
through resistors and to the base of for feedback
comparison, i.e.,
(20)
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TABLE II
MEASURED HARMONIC CURRENTS VERSUS EN REQUIREMENTS
Fig. 8. Measured voltage stress on the storage capacitor against output power.
The base voltage of is biased with resistors and
(21)
which is fixed so that it can be used as the reference for com-
paring the change in .
Under low-load condition, there is an increase in capacitor
voltage which reflects on the base voltage of according
to (20). The change in base voltage of is converted into a
corresponding change of current in according to the transcon-
ductance of the differential pair. Eventually, the load-dependent
component of the switching frequency varies according to
(14). Then the voltage stress can be kept at a constant value ac-
cording to (9) if the amount of change in switching frequency
can match with the amount of change in load . The max-
imum voltage stress on the storage capacitor can be esti-
mated by
(22)
When the base voltage of is higher than that of by a
, all the bias current is steered into the collector of .
Therefore, sets the maximum collector current of
feeding to the unity-power-factor control unit. In other words,
resistor is used to set the maximum value of .
IV. EXPERIMENTAL VERIFICATION
A. Design Considerations
For maximum output power at full load, the regulator
operates at lowest switching frequency. In order to achieve
undistorted input current for unity-power-factor operation, the
proposed power factor control scheme requires a threefold fre-
quency variation in when V and
V. At one-tenth load, the switching frequency must be increased
to maintain a constant voltage stress. Assuming a full-load
efficiency and one-tenth load efficiency of 85% and 34%,
respectively, the proposed voltage stress control requires a
fourfold frequency variation in . Hence, if perfect unity power
factor is also required at one-tenth load, an overall frequency
variation of up to twelvefold is needed. Therefore, in practice,
it is imperative to limit the extent of the power factor control
at low-load condition in order to avoid excessive frequency
variation. In other words, near-perfect unity power factor can
be easily achieved near full load, while some degradation in
the attainable power factor is expected at low load. In addition,
a further increase in the range of frequency excursion is
expected if the line input voltage varies from its nominal value.
Therefore, this method may require an impractically large
frequency variation if the regulator operates under a universal
input voltage range.
B. Implementation
An 84-W experimental prototype has been built with the
specifications and the components shown in Table I. The driver
employed is UC3825 which provides output voltage regula-
tion using voltage-mode feedback. The oscillation frequency
of the sawtooth oscillator circuit in the driver is controlled
by an external circuit which consists of the current-mode
product–quotient circuit and the transconductance amplifier as
shown in Fig. 4. The current-mode product–quotient circuit and
the transconductance amplifier are implemented by transistors
array CA3096 in the experiment.
C. Experimental Results
The input line-current waveforms at high load and low load
are shown in Figs. 5 and 6. At full load, operating with lowest
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Fig. 9. Load transient performance from 2 to 6 A. Upper trace: output voltage
waveform at 50 mV/div. Lower trace: output current waveform at 2.5 A/div.
Time base: 1 ms/div.
Fig. 10. The measured overall efficiency.
switching frequency, 80 kHz, the input line current is practically
harmonic-free with a measured THD of 5.2% and power factor
of 0.997. Distortion appears at low load due to the limit imposed
on the maximum switching frequency, 320 kHz, by in
the current-mode product–quotient circuit. THD performances
with and without power factor control against output power are
shown in Fig. 7. It is clear that the proposed periodic frequency
modulation can provide a significant reduction, from 22.7%
to 5.2%, in THD at full load, and, to a lesser extent, also at low
load, e.g., at 1/3 load, from 21.9% to 10.0%.
We note that the European standard EN 61000-3-2 [7] spec-
ifies the maximum permissible harmonic current individually
for each harmonic frequency and applies to equipment operated
from 230 Vac with a maximum line current of 16 A. For eval-
uating the harmonic performance of the prototype, we tabulate
the measured current harmonics and their extrapolated values at
a line current of 16 A against the European standard in Table II.
Under the proposed control scheme, the input line-current wave-
form remains the same for different input voltages provided
that the input-voltage-to-storage-capacitor-voltage ratio is un-
changed. Therefore, the extrapolation can be easily made by
scaling the harmonic currents with the input line current. The
results in Table II show that the proposed periodic frequency
modulation can provide a sufficient margin in harmonics cur-
rent reduction for complying the European standard even if the
power level of the prototype is scaled up for a line current of 16
A.
The voltage stress on the storage capacitor against output
power is shown in Fig. 8 which confirms the effectiveness of the
stress control. The proposed load-dependent frequency varia-
tion can keep the capacitor voltage stress between 227–240 V
for a change of loading from full load to one-tenth load. Hence,
the maximum voltage stress across the active switch is kept
under 480 V. It is clear that the voltage stress has to be scaled
up accordingly if the regulator is designed to operate at a line
voltage of 230 Vac. The load transient performance is shown in
Fig. 9. The settling time of the output voltage is less than 0.5 ms
for a change of load current from 2 to 6 A. The corresponding
transient overshoot voltage is less than 1%. Finally, the mea-
sured overall efficiency is shown in Fig. 10. The efficiency of
the regulator decreases rapidly when the regulator is operated at
low-load condition. The low-efficiency performance is the price
to pay for maintaining a low-voltage stress at low-load condition
where the regulator is controlled to operate at highest switching
frequency that generates higher switching loss.
V. CONCLUSION
This paper derives a practical control approach for achieving
unity power factor, low-voltage stress and fast regulation, in a
single-stage single-switch PFC regulator. The converter consists
of a DCM boost converter cascaded with a CCM buck con-
verter. Fast regulation is achieved by the usual duty-cycle mod-
ulation of the CCM buck converter which is insensitive to fre-
quency variation. The control also utilizes frequency variation
to eliminate harmonic distortions and to keep voltage stress low.
The proposed control functions have been implemented with an
external circuit incorporated with a conventional PWM driver
with voltage-mode feedback regulation. The performance of the
converter with the proposed control functions has been verified
with experimental tests. The external circuit consisting of a cur-
rent-mode product–quotient circuit and a transconductance am-
plifier could be easily incorporated into existing PWM circuit
with custom analog integrated circuit (IC) technology.
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